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With the rapid development of microelectronics technology, the 
single-chip integrated Digital Tuning System (DTS) is able to provide the 
adjustable frequency signal that is compact, accurate and stable. It has 
basically replaced the traditional mechanical tuning system, and is widely used 
in all kinds of radio receiver system, such as audio, video, etc. PLL(Phase 
Lock Loop) frequency synthesizer and micro-controller are the key 
components and the main power consumption devices in digital tuning system. 
Therefore, to design a PLL frequency synthesizer, with low power consumption 
and high performance-price ratio, and corresponding microcontroller 
independently is of great significance to popularizing and promoting the 
product of the digital tuning System. 
The objective of this paper is to design a Digital Tuning System on chip 
which is fit for mobile terminals. This DTS chip bases on the analysis of the 
existing DTS chip circuit. The focus is the design of low-power consumption 
and high-performance PLL frequency synthesizer. This paper includes 
following: presenting the principle and key issues of PLL frequency synthesizer 
technology, and then according to applications designing the prescaler,the 
reference frequency selector and the phase detector of PLL frequency 
synthesizer independently, finally accomplishing the design of a complete DTS 
integrated circuit chip. In this paper, the major innovation embodies in the 
design of PLL frequency synthesizer, includes: 
1. Providing a new circuit which achieves dual-mode frequency divider by 
using dynamic triggers, the circuit realizes 15/16 dual-mode frequency dividing 
through choosing the direct input signal or its dimidiate frequency signal, and 
increases the frequency dividing efficiency.  
     2. Designing a feedback programmable counter, it can achieve a new 
counting cycle through collectivity reset, and save substantial number of circuit 
components compared to the general parallel programmable counter.  
     3. Ameliorating the traditional pulse-swallow counter structures, 
designing a feedback control circuit by using of transmission gates to choose 
the data. It uses the clock-shielded to remove invalid clock trigger and reduces 














    In addition, the whole circuit of DTS chip that is offered in this paper is 
practically valuable for reference. These circuits include: 1. microcontroller 
internal circuits, such as: ALU, memory, controller，group registers, control 
buffer, etc; 2. DTS external circuit modules, such as: A / D converters, display 
driver, buzzing sound generator, intermediate frequency counter, the input and 
output interfaces, power generator, clock generator, etc. 
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